Abstract: This article addresses the problem of enhancing the performance of boost DC-DC converters that are already compensated either in voltage-mode by a common proportional-integral-derivative (PID, Type III) primary controller or in current-mode with a two-loop PI control law. Improved performance may be obtained with the addition of a secondary controller/prefilter in the form of a reference governor. This complementary scheme adjusts the imposed voltage reference input signal dynamically and can be designed in an optimal fashion via the model predictive control (MPC) methodology. Our evaluation with numerical simulation in MATLAB suggests that this two-level controller can effectively enhance the performance of a DC-DC boost converter in a wide operating range without imposing extra requirements or limitations. A simple linear MPC design in explicit form is employed in this approach, which is computationally tractable for digital microprocessor implementation. This work paves the way for future research involving reference governor ideas in the area of bilinear power electronic converters.
Introduction
Reference governor techniques have only very recently appeared in the power electronics field [1] [2] [3] . Such ideas have been developed theoretically for over two decades and already applied to other engineering fields, mainly in the automotive industry and robotics (see, e.g., [4] [5] [6] and references therein). Especially for the more demanding types of DC-DC converters (i.e., boost converters with nonlinear dynamics), many advanced control methods have been recently proposed with the aim of improving their transient response and robustness [7] [8] [9] [10] [11] [12] [13] , including model predictive control (MPC) technology [14] [15] [16] [17] [18] [19] . The vast majority of the control algorithms developed are replacements to the primal controller, resulting in an increased complexity and implementation cost. However, there are many cases in which the main controller is already hard-coded or implemented in low-cost hardware with certified performance, stability, and robustness, which we would not like to sacrifice or which is not possible to replace. Instead of replacing this controller, a new idea is to complement it with a secondary, higher-level controller that provides a dynamically modified reference signal to the primal controller. This idea results in a two-loop control structure, where the outer loop provides a modified reference to the inner loop and can also run in a different (slower) rate as it usually involves on-line (e.g., MPC) optimization.
In this paper, the idea of using an MPC reference governor scheme is applied for the first time, to the best of the author's knowledge, to a voltage-mode-controlled boost DC-DC converter. A similar technique has been recently tested for a DC-DC buck converter controlled by a simple provides improved performance without imposing more stringent operational requirements (higher currents or component stress) or extra constraints. This framework can offer improvements and more degrees of freedom compared to the results of [22] , at the expense of added complexity. These findings are supported by extensive simulation results.
Additionally, current-mode, two-loop PI controllers, which are quite common for boost converters, are also studied. Similar MPC reference governor ideas are applied and performance improvements are also obtained, especially in disturbance rejection tasks and soft-start startup situations.
This paper is structured as follows. Section 2 describes the DC-DC boost converter, and Section 3 outlines the basic controllers used in the literature. The main results are included in Sections 4-6. Section 4 provides a detailed exposition of the design procedure for the proposed voltage-mode MPC reference governor scheme, while Section 5 presents a thorough evaluation with numerical simulation results. The current-mode scheme is presented in Section 6. The final section concludes.
DC-DC Boost Converter
The circuit diagram of the boost converter considered in this paper is shown in Figure 1 . A nonideal circuit with parasitic elements of the inductor and the capacitor was adopted. For comparison purposes, the values and the parameter ranges used were taken from [22] , and they are summarized in Table 1 , where is the switching frequency of the pulse width modulator (PWM), and is the duty cycle taking values in the interval [0, 1] . A common averaging small-signal analysis (see, e.g., [23] ) leads to a typical transfer function from the duty cycle ( ) to the output voltage ( ) in the following form:
with one zero in the left half plane, another zero in the right half plane (nonminimum phase behavior), and two poles parameterized by the frequency and the quality factor , where A common averaging small-signal analysis (see, e.g., [23] ) leads to a typical transfer function from the duty cycle d(t) to the output voltage v 0 (t) in the following form:
(1)
with one zero ω ZC in the left half plane, another zero ω RHPZ in the right half plane (nonminimum phase behavior), and two poles parameterized by the frequency ω 0 and the quality factor Q, where
PID Type III and ARMarkov Predictive Control Design
A standard control strategy in industrial applications, including power electronics, is the PID controller. A special form of practical PID with three poles and two zeros, a double pole (second-order filter for high-frequency roll-off and noise mitigation), and a double zero (offering the necessary phase boost) is typically used in power electronics. It is known as the Type III compensator (see Figure 2) , and its design is usually performed based on the so-called small-signal model of the converter in the frequency domain [23] . Typical requirements are a phase margin (PM) above 45 • and a gain margin (GM) over 10 dB. In the present work, and as a reference point for assessing the performance of the proposed MPC reference governor scheme, the design presented in [22] was adopted. The transfer function of the Type III compensator is as follows:
where the values a P , ρ are design parameters selected by the tuning procedure in order to obtain the required PM and GM values. The Type III controller in [22] was tuned for the worst-case operating conditions V I N = 8 V, R = 10 Ω, D = 0.585, which resulted in the following values: was converted to a continuous form using Tustin transformation, followed by a model-order reduction, hence producing the so-called ROAPFC. The final controller proposed takes a very simple analogue form:
In the following sections, we use the controllers (3), (6) , and their hybrid combination (APP) as a reference point and propose an MPC reference governor scheme on top of the Type III controller capable of producing better results throughout the whole operating envelope, at the expense of increased complexity requiring a digital microprocessor implementation. 
MPC Reference Governor Design for a Voltage-Mode-Controlled Converter
The development of an optimal and efficient reference governor using linear MPC ideas is commonly performed in a linear discrete-time state-space formulation. Hence, both the system and Type III controller dynamics have to be modeled in an appropriate linear discrete-time state-space form. To this end, a similar procedure to the one in [1] was followed. For an appropriate selection a P = 1, ρ = 0.4 the controller's transfer function takes the following form:
Converter State-Space Modeling
As demonstrated in [22] , this controller has good disturbance rejection properties but suffers from a slow startup response with a large average settling time of 15 ms. Another predictive controller called reduced-order ARMarkov-PFC (ROAPFC) has been designed, which exhibits significantly shorter average settling time without oscillations during the startup. However, this predictive controller has been shown to have noticeably worse disturbance rejection properties with oscillatory transients (three different perturbations, i.e., load, input, and set-point step changes, have been tested, as detailed later). The authors therefore produced the best results by combining the two controllers, Type III and ROAPFC, with appropriate weighting factors and additional feedforward compensation, in a new hybrid version termed APP controller (ARMarkov Plus PID). In this way, the advantages of both controllers are exploited, and a good response in all operating conditions can be obtained. The predictive controller ensures a fast and acceptable transient during startup, while the Type III controller offers good disturbance rejection properties around normal operating conditions. Other recently proposed optimal techniques, e.g., [8, 9] , have been shown in [22] to perform equally well when dealing with disturbances, but they fail to offer consistent performance in the whole operating range or in unfavorable circumstances (due to very high gains, excessive currents during startup are required).
The ARMArkov-PFC controller is a special type of MPC controller with low computational burden, offering ease of practical implementation in quick processes. One of its advantages is the simple form of the controller, which is a difference equation of relatively low order, requiring only output measurements (inductor current measurements are avoided). More specifically, the PFC controller designed in [22] for the converter in (1), which is a fourth-order discrete transfer function, was converted to a continuous form using Tustin transformation, followed by a model-order reduction, hence producing the so-called ROAPFC. The final controller proposed takes a very simple analogue form:
In the following sections, we use the controllers (3), (6) , and their hybrid combination (APP) as a reference point and propose an MPC reference governor scheme on top of the Type III controller capable of producing better results throughout the whole operating envelope, at the expense of increased complexity requiring a digital microprocessor implementation.
MPC Reference Governor Design for a Voltage-Mode-Controlled Converter
The development of an optimal and efficient reference governor using linear MPC ideas is commonly performed in a linear discrete-time state-space formulation. Hence, both the system and Type III controller dynamics have to be modeled in an appropriate linear discrete-time state-space form. To this end, a similar procedure to the one in [1] was followed.
Converter State-Space Modeling
An accurate state-space model of the boost circuit of Figure 1 can be found by following the common practice of defining the inductor's current x 1 = I L and the capacitor's voltage x 2 = V 0 as state variables. The model takes the following bilinear form (the tiny resistance r C is ignored for simplicity):
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The next step is to linearize the dynamics about the equilibrium point using small signal variations reflecting nominal operating conditions x = x − x e , u = u − u e , y = y − y e to obtain new matrices:
These linear continuous-time dynamic equations may be further discretized for a fixed sampling period T to obtain the following discrete-time model in the new state variables x d ∈ R 2×1 :
PID Controller State-Space Form
A reliable discretization method for small sampling periods is the approximate backward difference (It is well known that, for a sufficiently high sampling frequency, all approximation methods are safe and guarantee satisfactory performance. However, the backward difference method is the simplest possible representation and hence advantageous for subsequent modeling and control design.) method, for which it is well known that the Laplace-transform variable s and the Z-transform z are 
Subsequently, a state-space formulation is obtained by partial fraction expansion of G PID (z) as
Further introduction of a new controller state variable vector
This leads, after some trivial calculations, to a simple state-space formulation in discrete-time:
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Reference Governor MPC Design and Tuning
For an MPC reference governor design on top of an already controlled plant, a discrete-time state-space model of the combined converter-controller closed-loop system is required. This may be found by noting that the output of the controller is the input to the converter, i.e., y c (k) = u d (k), and that the input of the controller u c (k) is the error e(k) = r(k) − y(k); hence, an augmented system-controller closed-loop discrete-time state-space formulation may be formed with a new extended state vector
T ∈ R 5×1 and corresponding matrices from (9), (13) as follows:
It is important to note that, in this formulation, the input coincides with the reference signal r(k), while the output y a (k) coincides with the real output of the system, i.e., the output voltage V 0 . The role of the reference governor is explained pictorially in Figure 3 . It is a secondary controller responsible for producing a dynamically modified optimal reference signal r(k) from a desired set-point signal r d (k), which is usually constant or at least slowly time-varying. The MPC reference governor is using the measured (sampled) output y(k) to extract knowledge of the full state vector x a (k). There are five state variables, which are all known except the inductor current for which a specialized observer is included, as explained below in Section 4.4. The MPC scheme operates by resorting at the linear closed-loop model in (14) to predict future trajectories and generate optimal decisions for r(k). This scheme can be combined either with an analogue Type III compensation circuit ( Figure 2 ) or with a purely digital implementation, as implied by Figure 3 . (9), (13) as follows:
It is important to note that, in this formulation, the input coincides with the reference signal ( ), while the output ( ) coincides with the real output of the system, i.e., the output voltage .
The role of the reference governor is explained pictorially in Figure 3 . It is a secondary controller responsible for producing a dynamically modified optimal reference signal ( ) from a desired setpoint signal ( ), which is usually constant or at least slowly time-varying. The MPC reference governor is using the measured (sampled) output ( ) to extract knowledge of the full state vector ( ). There are five state variables, which are all known except the inductor current for which a specialized observer is included, as explained below in Section 4.4. The MPC scheme operates by resorting at the linear closed-loop model in (14) to predict future trajectories and generate optimal decisions for ( ). This scheme can be combined either with an analogue Type III compensation circuit ( Figure 2 ) or with a purely digital implementation, as implied by Figure 3 . One of the simplest possible and computationally tractable ideas for an MPC formulation was adopted in this work, along the same lines with relevant design in [1] , which proved surprisingly effective as the simulations results reveal in the next sections. An unconstrained formulation was used, which allowed the derivation of an explicit form of the corresponding MPC control law, hence avoiding the computationally demanding on-line optimization procedures. The gains of the controller were fixed and a priori determined, and this resulted in a computationally tractable implementation, especially because it is a single-input and single-output (SISO) system with low control and prediction horizon demands. Simple constraints regarding the size or the rate of change of the controller's signal can also be dealt with easily with the same explicit MPC formula and without compromising the optimality, as explained in the sequel.
The first observation is that our MPC reference governor controller must be equipped with an extra integrator because the controller's decisions for ( ) must converge to the desired values ( ). The simple formulation in ( [24] , Chapter 1) was adopted, where an embedded integrator augmented state-space model was used for control design and optimization. One of the simplest possible and computationally tractable ideas for an MPC formulation was adopted in this work, along the same lines with relevant design in [1] , which proved surprisingly effective as the simulations results reveal in the next sections. An unconstrained formulation was used, which allowed the derivation of an explicit form of the corresponding MPC control law, hence avoiding the computationally demanding on-line optimization procedures. The gains of the controller were fixed and a priori determined, and this resulted in a computationally tractable implementation, especially because it is a single-input and single-output (SISO) system with low control and prediction horizon demands. Simple constraints regarding the size or the rate of change of the controller's signal can also be dealt with easily with the same explicit MPC formula and without compromising the optimality, as explained in the sequel.
The first observation is that our MPC reference governor controller must be equipped with an extra integrator because the controller's decisions for r(k) must converge to the desired values r d (k). The simple formulation in ( [24] , Chapter 1) was adopted, where an embedded integrator augmented state-space model was used for control design and optimization.
The first step was to take a difference operation on both sides of (14) to obtain the following:
where the differences of the control variables and the input need to be defined as follows:
A new extended state vector x(k) ∈ R 6×1 was formed next with an embedded integrator:
Combining (16) and (17) yielded a new state-space model of an increase by one order given by the following equation:
Note that the input to the new state-space model (A, B, C) is now ∆r(k). Assuming that, at the sampling instant k i > 0, the state variable vector x(k i ) is available and the control horizon is N c , the future control trajectory is given by the sequence ∆r(k i ), ∆r(k i + 1), · · · , ∆r(k i + N c − 1). Moreover, for a prediction horizon (optimization window) N p , the future state variables are specified as (18) can be sequentially applied to yield the future state and output variables as a function of the future control parameters (for a detailed exposition see [24] ). By defining the vectors
which have dimensions N c , N p in the SISO case, respectively, all prediction equations can be collected in a compact matrix form as follows:
Assuming that the setpoint signal r d (k i ) at sample time k i is constant in the optimization window, the data vector containing the setpoint data is
, and the cost function J to be minimized is the sum of two terms:
where the first term is related to the tracking errors and the second to the size of ∆R, while the weighting matrix R = r w I N c ×N c is a diagonal matrix, with r w ≥ 0 the main tuning parameter affecting closed-loop performance. By zeroing the first derivative of J, the unconstained optimal solution for the control problem is given as follows (assuming that Φ T Φ + R is invertible):
Due to the receding horizon principle, only the first element ∆r of ∆R at time k i is applied:
where K r is the first element of
Hence, the optimal MPC reference governor takes an explicit static state-feedback form, where the gains of the controller are fixed and can be a priori determined. This is important for a computationally tractable implementation. Moreover, as we have a SISO system, simple constraints regarding the size of r(k i ) and/or the rate of change ∆r(k i ) of the reference signal can also be dealt with easily with the same explicit MPC formula and without compromising the optimality. This is explained in ( [24] , Chapter 3). When constraints are violated, the only action needed is to clamp the imposed r(k i ) at the limit and notify the observer accordingly. These simple constraints are of the following form:
Nonlinear Current Observer
The implementation of the MPC scheme introduced in the previous section requires knowledge of all five state variables in x a = [x c x d ] T ∈ R 5×1 , which include the inductor current x 1 = I L . To avoid the addition of an extra current sensor, an efficient current observer can be a good alternative. In [1] , a general linear observer (Kalman filter) was employed. In this work, a recently proposed robust and efficient nonlinear current observer [25] was selected with very good results due to its specialized nonlinear structure as well as the high sampling frequency used. A brief description of this structure is given below; for more details, please refer to [25] . With reference to the bilinear formulation of the converter dynamics as in (7), the observer formula proposed in [25] for the estimated state vectorx = [x 1x2 ] T ∈ R 2×1 based on the output estimation error x 2 =x 2 − x 2 (recall that x 2 = V 0 is the output voltage directly measured) is given by the following continuous-time equations:
In this formula, the value of the parameter ρ is determined by the a priori assumed perturbation bounds of the unknown load R. The tuning parameters are K, a. After some experimentation with the tuning suggestions in [25] , appropriate values K = 1, a = 10 −4 were found for ρ = −0.1 (corresponding to load resistance R in the designated range 10-50 Ω). The observer was tested numerically in a discrete-time formulation using the backward difference method for approximating the derivatives in (25) . The difference update equations used take a straightforward form that can be directly coded to a microprocessor in the following form:
Numerical Simulation Results
In this section, the performance enhancement achieved with the proposed MPC reference governor is presented with the help of Figures 4-8 . A detailed comparison with the two controllers used in [22] was made, where the distinctive features of all schemes were revealed. The simulations were performed in two environments: in Simulink with the help of the PowerSim library, which uses the exact switching model, and in MATLAB with the nonlinear averaging model in discrete-time with sampling frequency equal to the switching frequency f s = 200 kHz. For such a high sampling frequency, the results obtained by both methods are very close to each other; however, the advantage of the second method is that it contains transparent code (close to microprocessor level) that runs significantly faster and also produces clearer diagrams for comparison purposes. Hence, a decision was made to present these results in the following figures. It is noted that a lower sampling frequency is enough for a successful reference governor scheme. A frequency of 100 kHz, i.e., equal to half of the main controller sampling frequency, was used for the MPC scheme when obtaining the results shown below. The specifications of the MPC reference governor scheme are given in Table 2 . While experimenting with different values for the control and prediction horizons, we realized that we could afford to reduce the control horizon N c to unity as long as the prediction horizon was long enough to deal with the nonminimum phase characteristic of the It is clear from Figure 4a ,b that APP was 3-4 times faster than PID when it came to reference tracking, and it is clear from Figure 4c ,d that APP was slightly worse than PID as far as disturbance rejection (load or input voltage changes) was concerned. It is also evident that the proposed strategy in this work, i.e., MPC, outperformed both APP and PID in all four situations, as depicted in Figure 4 , where it appeared to be at least two times faster in terms of rise time and three times faster in terms of settling time, approximately. 
MPC Reference Governor Design for a Two-Loop Current-Mode-Controlled Converter
The developments in the previous sections considered a voltage mode control (VMC) structure, which consists of a single loop for output voltage regulation. This simplifies the control structure because the use of a current sensor is avoided, but it requires a more complicated controller (Type III). The alternative for simplifying the converter's dynamics and the controller form is to adopt the socalled current mode control (CMC) structure, which takes a two-loop cascaded form, resulting in an The key to achieving this performance enhancement was the dynamic modification of the reference input by which the Type III controller was commanded. The command history corresponding to all four cases of Figure 4 is shown in Figure 5 , where the values are normalized to unity for better illustration.
Further details of the three control laws for the first two cases (startup and reference changes) are given in Figure 6 . The inductor current and duty cycle waveforms (i.e., the main control signals) reveal that the performance benefits obtained were not due to higher absolute values of currents or duty cycles or extensive use of energy but rather to a smarter use of the available energy, which was characterized by higher variability. The MPC controller appeared to act in a much more flexible manner, allowing large excursions of the control signals in a short time scale, without imposing extra operational requirements, e.g., higher inductor currents or energy consumption or excessive duty cycles. In fact, in MPC, the maximum current imposed did not increase, while the duty cycle never came close to saturation.
Further justification of this claim is provided by the simulation results depicted in Figure 7 . Four different responses were obtained by imposing different rate constraints ∆r max = 0.05, 0.15, 0.25, 0.5, as in (24), which restrict the flexibility of the dynamically modified reference governor signals. Although there was little effect when considering perturbations around the nominal working point, it was obvious that, during the startup, they played a crucial role in the performance enhancement that may be achieved. Nevertheless, it was clear that in all cases the MPC controller inevitably did a good job, at least within the imposed constraints envelope.
Finally, a last test was performed to assess the proper MPC operation; a set of different weighting factor values r w (50, 250, 500, 1000) were used, and the comparative results are shown in Figure 8 . The controller behaved exactly as expected, i.e., larger r w values gave rise to more sluggish responses, which also exhibited increased overshoot. The values r w = 50, ∆r max = 0. 
The developments in the previous sections considered a voltage mode control (VMC) structure, which consists of a single loop for output voltage regulation. This simplifies the control structure because the use of a current sensor is avoided, but it requires a more complicated controller (Type III). The alternative for simplifying the converter's dynamics and the controller form is to adopt the so-called current mode control (CMC) structure, which takes a two-loop cascaded form, resulting in an indirect linear control approach in the analog [26] or the digital domain [27] . The main advantage is that the current/voltage dynamics may be separated, and simple PI controllers for each loop may be designed using trivial pole placement procedures, which simplifies the control task while also ensuring faster transient response. The shortcoming is the need for a current sensor. The cascaded two-loop scheme used for analog design [26] is shown in Figure 9 .
indirect linear control approach in the analog [26] or the digital domain [27] . [26] is shown in Figure 9 . An averaged current-mode structure is followed, which involves the design of two nested control loops with a current (inner loop) controller ( ) and a voltage (outer loop) controller ( ).
The transfer functions
are given based on the linearization of (8) as follows:
where = 1 − and the presence of a right-half plane zero in ( ) (which is not affected by the control law) dictates the design procedure. For dynamics separation between the two loops, the inner loop's bandwidth must not be placed near this zero; otherwise, the designed performance cannot be An averaged current-mode structure is followed, which involves the design of two nested control loops with a current (inner loop
where u e = 1 − u e and the presence of a right-half plane zero in G v (s) (which is not affected by the control law) dictates the design procedure. For dynamics separation between the two loops, the inner loop's bandwidth must not be placed near this zero; otherwise, the designed performance cannot be guaranteed. The desirable dynamic performance of the faster inner loop is imposed first by appropriate pole placement on the basis of certain bandwidth and damping features. The control design of the outer loop follows after closing the inner loop and designing the slower outer loop to be at least 5 times slower than the inner closed loop [26] . Trivial PI controllers are sufficient for both designs, where a simple root locus procedure can be used to establish the dominant pole's position.
Two-Loop PI Controller State-Space Form
Again, we adopt the backward different method for which a PI control law
. This is a first-order equation admitting a simple state-space formulation. For the two PI control laws in Figure 9 , by assuming gains K p1 , K i1 for the inner law C i (z), gains K p2 , K i2 for the outer law C v (z), and by defining corresponding state (integrator) variables x i , x v , and a controller state variable vector
, new state equations are obtained:
where the inputs u i , u v and the outputs y i , y v of the PI blocks in Figure 8 are specified as follows:
and the new gains are defined as T ∈ R 4×1 and corresponding matrices from (9) and (29) as follows:
where K PI = K PI1 K PI2 and A d1 , A d2 are the two columns of A d in (9) . This result can be obtained after simple algebraic manipulations by noting that the controller/converter connection is established by the relations u v = r − x d (2) , y i = u. Compared to the voltage-mode-controlled system (14) , it is noted that the current-mode-controlled one is lower order due to the simpler second-order controller (two PI controllers) as opposed to the third-order controller of the Type III scheme.
Numerical Simulation Results
Following the guidelines of the previous sections, two different current-mode designs were performed, with the specifications given in Table 3 . The first design (PI 1) had smaller bandwidth (settling time T s of 3 ms) and notably smaller gains compared to the second (PI 2). The transient responses of these two-loop PI current-mode designs with the APP (PID + ROAPC) design of Section 3 are compared in all possible situations in Figure 10 . current-mode reference governor specifications for obtaining the results of Figure 11 are listed in Table 4 .
Finally, this MPC current-mode reference governor (CM RG) design was compared with the corresponding voltage-mode reference governor (VM RG) design of Section 5, in Figure 12 . The two designs had comparable reference tracking capabilities, while VM RG had better disturbance rejection properties. This was attributed to the PID Type III controller around which the VM RG was designed and the important fact that the relatively inferior reference tracking properties of the PID Type III controller were cured using a VM RG. All in all, the merits of combining an optimal MPC RG scheme in voltage-mode with a typical PID Type III controller have become obvious. The best results in terms of reference tracking and disturbance rejection were obtained without the need to resort to a current-mode two-loop policy, which is also less efficient with disturbance rejection. Figure 10c ,d shows its inferior disturbance rejection properties. This is expected as current-mode control exploits the faster current dynamics in the inner loop, while PID control offers better disturbance rejection. Using higher gains, as in PI 2, offers some improvements; however, it also results in a startup transient with unacceptably high overshoot, which requires some form of soft-start procedure. Can a reference governor scheme offer any remedies to these situations? This question is answered with the results shown in Figure 11 for the PI 2 design. The disturbance rejection was drastically improved, while the reference tracking problem in the startup was tackled. The MPC current-mode reference governor specifications for obtaining the results of Figure 11 are listed in Table 4 . Table 3 with and without current-mode reference governor, with specs as in Table 4 . Figure 11 . Comparative transient responses of PI 2 design of Table 3 with and without current-mode reference governor, with specs as in Table 4 . Finally, this MPC current-mode reference governor (CM RG) design was compared with the corresponding voltage-mode reference governor (VM RG) design of Section 5, in Figure 12 . The two designs had comparable reference tracking capabilities, while VM RG had better disturbance rejection properties. This was attributed to the PID Type III controller around which the VM RG was designed and the important fact that the relatively inferior reference tracking properties of the PID Type III controller were cured using a VM RG. All in all, the merits of combining an optimal MPC RG scheme in voltage-mode with a typical PID Type III controller have become obvious. The best results in terms of reference tracking and disturbance rejection were obtained without the need to resort to a current-mode two-loop policy, which is also less efficient with disturbance rejection. the input voltage (from 12 to 10 V and back). 
Conclusions
This article presents one of the first attempts in the literature to apply reference governor ideas to the power electronics field for obtaining performance enhancements without replacing the main controller, which may be worth keeping for a cheap and/or safe modern implementation. Assuming that a digital microprocessor can be integrated into the existing control circuit, a secondary controller in the form of a reference governor that dynamically modifies the set-point of the primary controller may be a good idea, provided the implementation cost and complexity are kept low. 
This article presents one of the first attempts in the literature to apply reference governor ideas to the power electronics field for obtaining performance enhancements without replacing the main controller, which may be worth keeping for a cheap and/or safe modern implementation. Assuming that a digital microprocessor can be integrated into the existing control circuit, a secondary controller in the form of a reference governor that dynamically modifies the set-point of the primary controller may be a good idea, provided the implementation cost and complexity are kept low.
More specifically, this research considered the problem of enhancing the performance of boost DC-DC converters that are precompensated in voltage-mode or current-mode by a typical primary controller such as a Type III (or a double PI for current-mode), which is a standard industrial practice. A secondary controller-prefilter in the form of a reference governor was systematically designed, which operates by introducing dynamic adjustments to the imposed voltage reference input signal. It was shown that such a scheme, designed optimally via a simple linear MPC methodology, can enhance the performance in a wide operating range without imposing extra requirements or limitations. Clear improvements compared to recently reported results in the literature were found. It is noteworthy that even for such a highly nonlinear (bilinear) and nonminimum phase system like a boost converter, the shortcomings of a linear controller like PID, which is designed with a linear model for a particular operating point, can be dealt with by complementing it with a relatively simple linear unconstrained MPC scheme that takes a simple explicit form.
It is quite common to use current-mode two-loop controllers for nonminimum phase boost converters as they offer some advantages. Our simulation results revealed that the voltage-mode MPC RGs outperformed the current-mode designs, especially in disturbance rejection situations. Current-mode MPC RGs were also tested, which offered some improvements; however, voltage-mode MPC RGs combined with PID Type III primary controllers delivered the best results while also avoiding the use of a current sensor.
Of course, these advancements come at a price. The proposed controller is more complicated as it is expressed in a state-space form, and it requires extra knowledge of the inductor current and a digital microprocessor implementation. However, the computational demands of the proposed scheme are light enough and can be addressed with a modern cheap microprocessor. Moreover, placing an inductor current sensor is not necessary as reliable nonlinear observers for bilinear systems are available.
A light MPC algorithm with short horizons and trivial constraints, allowing an explicit solution through unconstrained optimization, was proven to be sufficient enough for our main purpose in the present work. These first positive results pave the way for further research with a reference governor flavor in the area of power electronics, e.g., in more complicated converter topologies or using more advanced techniques. Only few possibilities offered by MPC technology were explored in this research. There is a multitude of methods in the literature that are worth testing, including many more sophisticated constrained linear or nonlinear MPC schemes. The vast literature in MPC techniques, as well as the various optimal reference governor ideas developed thus far, imply that many other constrained optimization methodologies are available to be explored for future improvements.
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